This paper presents a low-voltage compatible 120dB gain twostage amplifier. in standard digital CMOS with 4 3 transistors between V, , and Vss. The first stage uses positive feedback to increase the output impedance and DC gain, A MOS precision voltage attenuator. output level monitoring circuits (OLMC) and a digital tuning network are used to achieve conductance cancellation over large output swings and process and temperature variations. The first stage was fabricated and tested, achieving 2 16 dB DC gains over 2Vpp output swings. A modest-gain 2nd stage eliminates the need for OLMC and significantly improves linearity. The two stage amplifier can achieve 2 120dB DC gains (by simulation. of I10 dB projected from test results) over 2Vpp output swings with PM 2 56" at UGF 2 120 MHz when VDb3.5V.
Introduction
For the past three decades. the semiconductor industry has advanced as Moore's Law predicted. The advances in CMOS process technologies have pushed the feature sizes below 90nm
Ill. Meanwhile, the supply voltages have also been decreased significantly with the feature sizes to ensure safe operations. However the threshold voltages for digital transistors have not decreased as quickly as the supply voltages in order tu avoid large leakage. Such changes impose significant challenges to analog circuit design, especially to high gain large output swing amplifier design [ I ] 121. Single-stage cascading and cascading multiple stages of low gain amplifiers are two traditional solutions for high gain amplifier design. Due to more than 4 transistors stacking from VDD to VSS, cascoding is not suitable for low-voltage applications. Though cascading is low-voltage compatible, its frequency response is often degraded too much by complex compensations. Positive-feedback techniques have been shown to be effective in achieving a high DC gain with good frequency response as well as the potential for low-voltage supply applications [31. However, few chips reached high DC gains due tu the difficulties in matching as well as the temperature and process variations. Furthermore, positivefeedback amplifiers show strong non-linearity since the DC gain decreases sharply as the output swing becomes large. Efforts have been made 10 decrease the gain dependence on the output swing [31 but few achieved a practical solution.
In this paper. we describe a two-stage high DC gain (2llOdB projected from measurement or >120dB based on simulation) fully differential amplifier with a simple RC compensation structure in standard digital CMOS processes. The amplifier has a new architecture that is well suited fur low-supply-voltage applications since it stacks a maximum of only 3 transistors between V, , and Vss. The first stage utilizes a new positive feedback (PFB) technique to boost the output impedance and DC gain while the second stage provides driving capability. A geometric-ratio dependent MOS precision voltage attenuator is used tu decrease the gain sensitivity to the output swing. Furthermore, a high DC gain over the full output swing range is achieved with the help of a digital tuning network with outputlevel monitoring circuits (OLMC). Simulation results show that an excellent phase margin and a high gain-bandwidth product (GBW) are both achieved fur the first stage while a high DC gain and a PM 2 56" are maintained for the two-stage amplifier. Test results confirmed our design and simulation results.
I n Section 2, we will discuss the new positive-feedback amplifier architecture and circuit details. In Section 3. simulation results are discussed and test results are presented. Finally we conclude our work in Section 4. 
Amplifier Structure and Circuit Detail

Positive Feedback Amplifier
The MOS Precision Voltage Attenuator
The attenuator consists of three cascading MOS voltage dividers as shown in Fig. 2 . The detail of a voltage divider is shown in the block labeled "a" in Fig. 2 . Since geometric ratio e is used to determine the voltage division ratio. the attenuator gain k can be made very precise.
Fig. 2 A Geometric-Ratio Dependent Precision Voltage Attenuator
Let VEB =V, -Vs -V, . When the transistor is operating in saturation region, it can be shown that
Thus we obtain a precision voltage divider whose attenuatibn factor is only dependent on the geometric ratio 0. Since we cannot change the minimal channel length in a specific process.
it is much easier to adjust the width ratio between two MOS transistors.
One can arbitrarily achieve any attenuation factor value by adjusting 9. However. in practice, it is unrealistic to make a huge transistor as well as a tiny transistor. Cascading such dividers can produce the desired attenuation value. The cascaded dividers work well with alternating N-P type cascading and provide the required level shifting for appropriate DC biasing.
Due to process and temperature variations. a fixed attenuation factor cannot effectively cancel the output conductance. A tunable k-network is proposed to compensate for process and temperature variations (shown in Fig. 2a) . By switching onlaff dO-d5, the equivalent WR. of MN2 is tuned with fine resolutions
Thus. the attenuation factor of the first N-type divider can be adjusted with small steps. Studies show k decreases when more NMOS transistors are in parallel with MN2. In order to accommodate for the worst case temperature and process variation. the initial value of k (<<I) with a control-code (dO-d5) to be all 0 should be sufficiently large while the final k with dod5 = all l should be small enough to guarantee cancellation of g,, at the output node. In our design, the attenuation factor k decreases when we increase d0-d5 and a suitable k value can be achieved to guarantee very small output conductance.
Output Level Monitoring Circuits
The amplifier's DC gain decreases dramatically when the output swing becomes large with a fixed control code. However. OUT studies show that the gain peaks at different output swing levels with different tuning codes. Thus a high DC gain amplifier over the full output swing is possible if we can select the appropriate tuning code corresponding to the output level. Fig. 3 shows a modified single-stage positive feedback amplifier structure. In order to adjust the attenuation factor correctly. OLMC are inserted between output nodes and the control logic block. Theoretically we can maintain a very high gain over the full output swing range with sufficient monitoring resolutions. Furthermore, given a desired gain requirement (e.g.. >76dB over 2Vpp). the OLMC can be implemented with a low resolution ADC (3-bit). Thus with little hardware cost. a sufficiently large DC gain can be maintained over the full output swing. This feature is very attractive for switched-capacitor amplifier applications. The reason is as follows: the output level will be detcrmined by the input at the sample phase and the OLMC can be moved to monitor input signals so that the k-network is settled when the amplification phase begins. Furthermore. our tuning scheme does not affect the GBW of the amplifier too much since the parasitic capacitance due the k-network is negligible comparing to the load. Fig. 4 shows the testing and tuning setup for the first stage positive feedback amplifier. In order to eliminate loading effects of the resistive feedback network on the first stage PFA, a second stage with RC compensations was included. To enable laboratory testing. the second stage was configured as a buffer with gain<l.
Testing and Tuning Setup
However, it can also be reconfigured as a gain stage as shown in Fig. I to achieve a higher DC gain with larger output swings as well as better linearity. As mentioned in section 2.3, the gain peaks at different output-levels with different control-codes. We can record appropriate control codes with respect to those output 1-354 swing levels. These codes will be stored in the memory while the address is the ADC output (Fig. 3) . After a high DC gain for the first stage PFA is achieved by adjusting the control code dO-d5. the buffer stage will be either switched off if the PFA is used as a single stage high gain amplifier or be replaced by the modest gain amplifier with the aid of MOS switches while the on-chip RC compensation network is reused by this high gain two-stage amplifier.
gain (dB) Fig. 4 Testing and Tuning Setup for PFA
Simulation and Test Results
The proposed PFA was designed and fabricated in an AMI 0.5 um process with exclusively standard digital CMOS transistors. Fig. 5 shows the die photo of this amplifier. The layout of the amplifier was carefully planned. Each transistor was divided into either 4 or 8 or 16 small transistors and they were placed in a common centroid and 90" rotation symmetric way to achieve good matching. Compensation resistors and capacitors were integrated on chip to ease the requirement on the amplifier's driving capability. The first stage positive feedback amplifier has a core area of O.lmmx0.09mm. excluding the compensation circuitry. The total area for the testing system was about O.3mmx0.25mm. which included a buffer stage, compensation components, resistive feedback-networks. common-mode feedback circuits and a h-bit latch.
Simulation studies for all 5 process-corners (NN. FF, S S . FS. and SF) and 3 different temperatures (O", 27". 80°C) under 3.5V supply were conducted. In most situations, DC gains o f ? 80 dB were achieved with appropriately selected control codes.ior the k-network. For the typical comer, in particular, a DC gain of I I O dB was achieved with an optimal 6-bit control code at room temperature (see Fig. 6 ) . With this fixed control code, the DC gain dropped quickly as the output swing level is increased (Fig.  6) . However, when the OLMC were tumed on to monitor the output swing levels and adjust the control code accordingly, more than 85dB DC gain was maintained over a wide output swing range of 2Vpp (Fig. 6) . This clearly demonstrated the efficacy of the tuning network. By reconfiguring the second stage with a modest gain, t120dB DC gain was achieved in simulation without OLMC while maintaining PMtS6' and GBWtIZO MHz over 2Vpp output swings (Fig. IO) . Based on the first stage testing results. it can be predicted that the reconfigured two-stage amplifier can achieve 105dB gain over 2Vpp with 3.SV power supply.
SS
a, Although the above simulation and measurement results were obtained wilh 3.5 V power supply, the same high gain PFA has also been designed, simulated, and verified in a TSMC 0.18um process with 1.8V supply. The AMI 0.5 um process results were reponed here because that process is available to us free of charge through MOSIS. In fact, it is imponant to point out that from the circuit schematic one will find a maximum of only 3 transistors stacked from VDD to VSS in the entire design. Therefore, the proposed amplifier architecture is inherently lowvoltage compatible. Furthermore, all transistors used in this PFA are exclusively digital CMOS transistors, thus a mixed-signal integration solution in digital CMOS processes is demonstrated to enhance the yield and decrease the cost.
Conclusion
A high gain fully differential two-stage amplifier using positivefeedback techniques in standard digital CMOS processes has been demonstrated to offer comparable or better performance as conventional high gain amplifiers while maintaining low voltage supply compatibility. It can be used in high speed high resolution data converters, high speed comparators, as well as functioning as a basic analog building block in large systems. It will save fabrication cost greatly for mixed-signal systems in low-voltage applications.
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